Tag Archives: logic gates

What to look for when we are minimizing a logic expression

We can use logic lows or Karnaugh map to reduce a logic expression. Nevertheless, what is our last objective? What we should look for when we are reducing a logic expression.

  1. Get it down to same type of gates

We know that logic gates come as ICs, which include most probably four or six same type of logic gates. Therefore, if we reduce it to four logic gates of same kind it is better than reducing it to two logic gates of different kinds.

  1. Think of the propagation delay

All inputs should go though same number of logic gates (Which is known as logic level)

  1. Decide on whether to use SOP(sum of product) or POS(product of sum)  using no of ones in the logic table(truth table)
Leave a comment

Posted by on July 18, 2011 in Acadamic


Tags: , , ,